

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
29 January 2004 (29.01.2004)

PCT

(10) International Publication Number  
WO 2004/010470 A2

- (51) International Patent Classification<sup>7</sup>: H01L
- (21) International Application Number:  
PCT/US2003/022318
- (22) International Filing Date: 17 July 2003 (17.07.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
60/397,554 22 July 2002 (22.07.2002) US
- (71) Applicant (for all designated States except US): UNIVERSITY OF HOUSTON [US/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): CHU, Wei-Kan [US/US]; 4800 Calhoun Road, Houston, TX 77204 (US). SHAO, Lin [CN/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US). LIU, Jiarui [US/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US).
- (74) Agents: HEADLEY, Tim et al.; Gardere Wynne Sewell LLP, 1000 Louisiana, Suite 3400, Houston, TX 77002-5007 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

## Declarations under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH,

[Continued on next page]

(54) Title: METHOD TO OVERCOME INSTABILITY OF ULTRA-SHALLOW SEMICONDUCTOR JUNCTIONS



(57) Abstract: A method of forming a stable unction on a microelectronic structure on a semiconductor wafer having a silicon surface layer on a substrate includes the following steps: implanting dopant ions into the surface layer; cleaning and oxidizing the surface layer, and twice annealing the wafer to recover a damaged silicon crystal structure of the surface layer resulting from the low energy ion implantation. The first annealing process uses a temperature range of 800°C to 1200°C for a duration from about a fraction of a second to less than about 1000 seconds, with a ramp-up rate of about 50°C/second to about 1000°C/second. The second annealing process uses a temperature range of 400°C to 650°C for a time period of from about 1 second to about 10 hours, and more preferably, from about 60 seconds to about 1 hour. Both annealing processes include cooling processes.



PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,

TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

— of inventorship (Rule 4.17(iv)) for US only

**Published:**

- without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

## TITLE OF THE INVENTION

Method To Overcome Instability Of Ultra-Shallow Semiconductor Junctions

## CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of the following U.S. Provisional Application:

5 No. 60/397,554, filed July 22, 2002

## STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

Not Applicable.

## REFERENCE TO A "SEQUENTIAL LISTING," A TABLE, OR A COMPUTER PROGRAM LISTING APPENDIX SUBMITTED ON A COMPACT DISC

Not Applicable.

## BACKGROUND OF THE INVENTION

## FIELD OF THE INVENTION

The present invention relates to microelectronics and, in particular, to a method of fabricating an ultra-shallow junction in Field Effect Transistor (FET) devices, such as Bipolar and Complementary Metal Oxide Semiconductor (CMOS) devices. As used in this patent, an "FET" comprises a micro-electronic device having a source region and a drain region formed in mutually spaced adjacency in the surface of a semiconductor substrate, having a pair of the shallow implant regions being disposed between and formed as spaced-apart extensions of source and drain regions to form a channel region between the spaced-apart shallow implant regions, and a gate electrode overlying the channel region.

## DESCRIPTION OF RELATED ART

25 Advances in the miniaturization of CMOS devices have been a key driving force behind the explosive growth of various network centric computing

products. Smaller CMOS devices typically equate to faster switching times that lead to faster and better performance.

The process of miniaturizing CMOS devices involves scaling down various horizontal and vertical dimensions of the CMOS device structure. In particular, the thickness of the ion implanted source/drain junction of a p- type or n-type transistor can be scaled down with a corresponding scaled increase in the substrate channel doping. Continued scaling of silicon device dimensions down to sub-100 nm dimensions requires highly doped ultra-shallow junctions.

The formation of source/drain extension junctions in CMOS devices is commonly carried out by the implantation of ions in appropriately masked source/drain regions of a silicon substrate with boron (p-type) or arsenic and phosphorous (n-type) dopants. However, ion implantation also creates extensive crystal damage and excess silicon interstitials. Silicon interstitials are displaced silicon atoms created by ion bombardment of the crystalline silicon substrate. In order to activate implanted dopants and remove implantation-induced damages, high temperature annealing at temperature, typically in the range between 800°C and 1200°C, is needed. During thermal annealing, however, the presence of these excess silicon interstitials greatly enhances (10 to 1000 times the normal) diffusion of dopants through the silicon substrate, and results in a much deeper source/drain junction and a poorer junction profile.

In order to increase dopant concentration and minimize boron enhanced diffusion, advanced annealing techniques like spike annealing or impulse annealing currently are used. The strategy behind these annealing methods is to expose the samples at the peak temperature for little or no dwell time. A patent by Chuang entitled "Method to Improve Resistance Uniformity and Repeatability for Low Energy Ion Implantation", U.S. patent 6,362,081, discloses using a spike annealing process for recovering the crystalline structure of the damage silicon layer which results from the low energy ion implantation process. The full disclosure of U.S. Patent No. 6,362,081 is

incorporated into this patent. The rapid thermal annealing (RTA) is executed by rapidly heating the silicon layer to a specific temperature and then instantaneously lowering the specific temperature to a room temperature. The specific temperature is 1100°C.

5           However, stability of those junctions formed by spike annealing is very poor. Dopant stabilization is important to device performance. If spike annealing cannot repair the implantation damage completely, or if new interstitial sources are generated during spike annealing, the interstitials will cause the dopants to redistribute, and deepen the junction depth during  
10 subsequent low temperature processes.

          Instability is also an issue for junctions fabricated by alternative methods. A patent issued to D.J. Eaglesham and H.-J. Gossmann, entitled "Forming A Semiconductor Layer Using Molecular Beam Epitaxy," U.S. patent 5,169,798, discloses producing junctions by molecular beam epitaxy (MBE)  
15 growth. The full disclosure of U.S. Patent No. 5,169,798 is incorporated into this patent. It has been shown that junctions formed by MBE are not stable during subsequent thermal processes. Such instability reduces the potential of MBE growth as an integratable method for junction formation due to necessary high-temperature post-growth steps such as ohmic contact formation. For  
20 example, TiSi<sub>2</sub>, a predominant silicide used for interconnects to CMOS devices, requires a temperature higher than 700°C to form a low resistivity, stable phase.

          Other related art is disclosed in the following references, all of which are incorporated into this patent by this reference:

- 25           1. Lin Shao et al. "Stability of Ultra-Shallow Junction Formed by Low Energy Boron Implant and Spike Annealing". J. Appl. Phys. 92, 5788(2002).
2. P.E. Thompson and J. Bennet, "Formation and Thermal Stability of Ultra-Shallow p<sup>+</sup> Junctions in Si and Si<sub>1-x</sub>Ge<sub>x</sub> Formed By Molecular Beam Epitaxy", J. Appl. Phys. 92,  
30 6845 (2002).

3. Aliette Mouroux, et al., "Phase Formation and Resistivity In The Ternary System Ti-Nb-Si", J. Appl. Phys. 86, 2323.

What is needed is a solution to overcome the instability of semiconductor junctions.

5

#### BRIEF SUMMARY OF THE INVENTION

The present invention provides a method of forming a microelectronic structure on a semiconductor wafer having a silicon surface layer on a substrate comprising the following steps: implanting dopant ions into the surface layer; cleaning and oxidizing the surface layer, subjecting the structure to a first rapid thermal annealing process, including a first cooling process; subjecting the structure to a second thermal annealing process, including a second cooling process.

The first annealing process, accomplished via rapid annealing, comprises subjecting the structure to thermal annealing with temperature and time of the annealing, as well as the heating and cooling rates, selected such that a majority of dopants are electrically activated, and a majority of substrate damage is repaired. The second annealing process is performed with temperature, duration, and heating and cooling rates selected such that minimal dopant diffusion occurs.

The first annealing process uses a temperature range of 800°C to 1200°C for a duration from about a fraction of a second to less than about 1000 seconds, with a ramp-up rate of about 50°C/second to about 1000°C/second. The second annealing process uses a temperature range of 400°C to 650°C for a time period of from about 1 second to about 10 hours, and more preferably, from about 60 seconds to about 1 hour.

An advantage of the present invention is that it can be used to make structures that are useful in fabrication of microelectronic devices, such as FET or CMOS devices, with significantly enhanced stability during followed thermal processes.

## BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

Fig. 1 is a graph that plots boron concentration (atoms/cc) versus depth (Angstrom), depicting SIMS profiles of boron in as-implanted and annealed samples.

Fig. 2 is a graph that plots boron diffusivity versus annealing time (seconds), depicting diffusivities extracted from Fig. 1, and from SIMS profiles of samples annealed under other temperatures.

## DETAILED DESCRIPTION OF THE INVENTION

The present invention provides a method of fabricating microelectronic structures and devices having a stable ultra-shallow junction. The junction may have a depth of about 10 to 60 nanometers.

As an initial step, dopant atoms are implanted onto the surface of semiconductor substrate. This implantation can be accomplished in various ways. In one embodiment, a single low energy ion implantation step is employed. In another embodiment, multiple implantation steps may be employed, with each implantation step being accomplished at a different energy level. For example, one may utilize a high energy ion implantation step followed by a low energy ion implantation step. High energy implantation is carried out at energy levels from about 200 kiloelectron-volts (keV) to 2000 keV. In this example, suitable first ions that may be implanted by high energy implantation include silicon, germanium, arsenic, indium, gallium, and other ions. The dosage of the high energy ion is typically about  $1 \times 10^{13}$  ions/cm<sup>2</sup> to about  $1 \times 10^{16}$  ions/cm<sup>2</sup>.

Low energy energy dopant ions are typically implanted at energy levels from about 50 eV to about 5000 eV. Dosages of low implantation ions can range from about  $1 \times 10^{13}$  ions/cm<sup>2</sup> to about  $1 \times 10^{16}$  ions/cm<sup>2</sup>. The particular identity of the dopant ion or ions for low energy ion implantation depends on the type of junction being formed. For example, if a p-type junction is being formed, the dopant ion is usually boron. When an n-type junction is being

formed, the dopant ion is usually arsenic, phosphorus, or antimony. The source of the dopant ion is usually in the form of a molecular complex ion derived from  $\text{BF}_2$ ,  $\text{B}_{10}\text{H}_{14}$  or  $\text{As}_2$  gas sources.

After conducting the implantation, the semiconductor material is  
5 subjected to a first annealing process under conditions that cause substantial annealing of substrate damages, for a period of time sufficient to activate dopants. A rapid thermal annealing process with high ramp-up and ramp-down rates is employed. This first annealing process can be carried out in any non-oxidizing environment such as a vacuum, nitrogen gas, or an inert gas. In a  
10 preferred embodiment, the semiconductor material is heated in an inert gas atmosphere from room temperature to a temperature of about  $800^\circ\text{C}$  to about  $1200^\circ\text{C}$ , with a ramp-up rate of about  $50^\circ\text{C}/\text{second}$  to about  $1000^\circ\text{C}/\text{second}$ . In another preferred embodiment, the semiconductor material is heated from room temperature to a temperature of about  $900^\circ\text{C}$  to about  $1100^\circ\text{C}$  with a  
15 ramp-up rate of about  $50^\circ\text{C}/\text{second}$  to about  $500^\circ\text{C}/\text{second}$ .

After the desired temperature is reached, the temperature is held for a time period of from about 1 millisecond to about 1000 seconds. Once the desired holding time has elapsed, the semiconductor material is then cooled down to room temperature at a ramp-down rate from about  $50^\circ\text{C}/\text{s}$  to about  
20  $1000^\circ\text{C}/\text{s}$ . In a preferred embodiment, the cooling rate is from about  $50^\circ\text{C}/\text{s}$  to about  $500^\circ\text{C}/\text{s}$ .

The above-described RTA is carried out using an apparatus containing, for example, a halogen lamp, an arc lamp, a  $\text{CO}_2$  laser or a microwave cavity or gyatron or an intense hot gas stream. A stationary furnace containing  
25 prescribed heating zones could also be used, provided that the furnace contains a means for transferring the semiconductor materials along the different heating zones.

After the first annealing step, the semiconductor material is subjected to a second annealing step. This step can be carried out in any non-oxidizing  
30 environment such as a vacuum, nitrogen gas, or inert gas. In a preferred embodiment, the semiconductor material is heated in an inert gas atmosphere at a temperature of about  $400^\circ\text{C}$  to about  $650^\circ\text{C}$  for a period of time about 1



second to 10 hours. In another preferred embodiment, the annealing temperature is from 400°C to 650°C for a period of time from 1 minute to 5 hours. In the most preferred embodiment, the annealing temperature is from 500°C to 650°C for a period of time from 1 minute to 1 hour. Equipment used  
5 for the second annealing step can be those used in RTA, or, preferably, a stationary furnace. The semiconductor material can be loaded in the heating zone with temperature increased from the room temperature to the desired temperature, or pushed into the hot zone when a processor has obtained desired temperatures. After the annealing, the semiconductor material can be  
10 "naturally" cooled down or pulled out from the heating zone. The ramp-up and ramp-down rate for the secondary step annealing can be 0.01°C/s to 1000°C/s.

The following examples are given to illustrate the scope of the present invention. Because these examples are given for illustration purposes only, the invention should not be limited to these examples.

15

#### EXAMPLE 1

In this example, an *n*-type Czochralski-grown silicon (100) wafer was implanted at room temperature with boron ions at an energy of 0.2 keV to a dosage of  $1 \times 10^{15}$  ions/cm<sup>2</sup>. The wafer was then annealed at 1100°C for 1  
20 second. Annealing was performed with a commercial AG 210 T rapid thermal processor under flowing nitrogen gas. This system uses tungsten filament lamps in a quartz chamber to perform RTA on 4-inch wafers. A typical ramp-down rate for the RTA system is about 100°C/s. After RTA, samples were then annealed at 700°C to study the thermal stability of junctions. Diffusion profiles  
25 after annealing were measured using secondary ion mass spectrometry (SIMS). After 0.2 keV boron implantation, the samples were spike annealed at 1100°C for 1 sec., followed by furnace annealing at 700°C for 30 seconds.

Referring now to Fig. 1(a), it shows SIMS profiles of boron in the silicon samples, after 1100°C spike annealing and additional furnace annealing at  
30 700°C. Fig. 1(a) shows that 1100°C for one second spike annealing is not stable at 700°C. Anomalous diffusion was observed for the samples annealed

at 700°C for 30 seconds with a diffusion length of around 5 nanometers measured at  $1 \times 10^{18}/\text{cm}^3$ .

Referring now to Fig. 1(b), the inventors added a low temperature annealing between the 1100°C RTA and 700°C annealing. The spike-annealed sample was furnace annealed at 550°C for 30 minutes followed by a 700°C RTA for 30 seconds. Compared with control samples that had not undergone 550°C annealing, the samples that underwent 550°C annealing showed no observable diffusion from SIMS. This indicated that an annealing at 550°C for 30 minutes stabilized the junction.

Figure 2 shows B diffusivities extracted from Fig. 1 and from SIMS profiles of samples annealed under other temperatures. The result clearly demonstrates the effectiveness of the second annealing step to increase the stability of a junction formed by spike annealing. With 550°C annealing, B diffusivities following 700°C was significantly reduced.

This invention can be used to stabilize junctions formed by other methods. For example, the shallow junctions formed by MBE growth or laser annealing face the same issue of instability. The procedure of the present invention can be widely applied to junctions formed by various non-equilibrium processes. Thus, the invention is also a method of forming a microelectronic structure on a semiconductor material by molecular beam epitaxy growth, comprising the steps of:

- a. exposing, in a vacuum chamber, a single crystal semiconductor body to a flux of one or more atomic or molecular species, with the body maintained at a temperature greater than about 100°C and less than about 800°C;
- b. depositing a single crystal epitaxial layer with doped atoms that are electrically active; and
- c. subjecting the semiconductor material to a post-growth annealing process.

More specifically, the invention is a method as described, wherein the post growth annealing process occurs in situ in one selected from the group consisting of: a vacuum, nitrogen gas, and inert gas. Even more specifically, the invention is a method as described, wherein the annealing process  
5 comprises heating the semiconductor material with such temperature, amount of time, and heating and cooling rates so that minimal dopant diffusion occurs.

While this invention has been described fully and completely, it should be understood that, within the scope of the appended claims, the invention can be practiced other than as specifically described. Although the invention has  
10 been disclosed with reference to its preferred embodiments, from reading this description those of skill in the art can appreciate the fact that changes and modifications may be made which do not depart from the scope and spirit of the invention as described above, and as claimed in the following claims.

## CLAIMS:

We claim:

- 1 1. A method of forming a microelectronic structure on a semiconductor  
2 material having a silicon surface layer on a substrate, comprising the  
3 steps of:
  - 4 a. implanting first dopant ions onto the surface layer;
  - 5 b. subjecting the semiconductor material to a first annealing  
6 process; and
  - 7 c. subjecting the semiconductor material to a second annealing  
8 process.
- 1 2. The method of claim 1, comprising the step of implanting second dopant  
2 ions of a second conductivity type opposite in polarity to the first  
3 conductivity type onto the surface layer, and wherein the step of  
4 implanting second dopant ions occurs:
  - 5 a. at an acceleration energy from 50 eV to 5000 eV; and
  - 6 b. with a dosage from  $1 \times 10^{13}/\text{cm}^2$  to  $1 \times 10^{16}/\text{cm}^2$ .
- 1 3. The method of claim 1, wherein the step of implanting first dopant ions  
2 comprises at least one high energy implantation step greater than  
3 200keV, and at least one low energy implantation step less than 5keV.
- 1 4. The method of claim 3, wherein the high-energy ion implantation step is  
2 carried out:
  - 3 a. at an energy level of about 200 keV to about 2000 keV; and
  - 4 b. with a dosage from  $1 \times 10^{13}/\text{cm}^2$  to  $1 \times 10^{17}/\text{cm}^2$ .

- 1 5. The method of claim 1, wherein the first annealing process comprises:  
2 a. heating the semiconductor material from about 800°C to about  
3 1200°C with a ramp-up rate of about 50°C per second to about  
4 1000°C per second; and  
5 b. after reaching a first desired temperature, holding the temperature  
6 for a time period from about 1 millisecond to about 1000 seconds.
- 1 6. The method of claim 1, wherein the first annealing process includes a  
2 cooling process that comprises cooling the semiconductor material at a  
3 ramp-down rate from about 50°C per second to about 500°C per second.
- 1 7. The method of claim 1, wherein the second annealing process  
2 comprises heating the semiconductor material at a temperature from  
3 about 400°C to about 650°C, for a time period from about 1 second to  
4 about 10 hours.
- 1 8. The method of claim 1, wherein the second annealing process  
2 comprises heating the semiconductor material with such temperature,  
3 amount of time, and heating and cooling rates so that minimal dopant  
4 diffusion occurs.
- 1 9. The method of claim 1, wherein at least a part of the first and second  
2 annealing processes occur in one selected from the group consisting of:  
3 a vacuum, nitrogen gas, and inert gas.
- 1 10. The method of claim 2, wherein the second dopant ions are selected  
2 from the group consisting of boron, arsenic, phosphorus, and antimony.
- 1 11. The method of claim 2 wherein the second dopant ions have a  
2 concentration of about  $1 \times 10^{16}$  ions/cm<sup>3</sup> to about  $1 \times 10^{21}$  ions/cm<sup>3</sup>.


1 12. The method of claim 1 wherein the second annealing process occurs  
2 any time after the first annealing process.

1 13. A method of forming a microelectronic structure on a semiconductor  
2 material by molecular beam epitaxy growth, comprising the steps of:  
3 a. exposing, in a vacuum chamber, a single crystal semiconductor  
4 body to a flux of one or more atomic or molecular species, with  
5 the body maintained at a temperature greater than about 100°C  
6 and less than about 800°C;  
7 b. depositing a single crystal epitaxial layer with doped atoms that  
8 are electrically active; and  
9 c. subjecting the semiconductor material to a post-growth annealing  
10 process.

1 14. The method of claim 13, wherein the annealing process occurs *in situ* in  
2 one selected from the group consisting of: a vacuum, nitrogen gas, and  
3 inert gas.

1 15. The method of claim 13, wherein the annealing process comprises  
2 heating the semiconductor material with such temperature, amount of  
3 time, and heating and cooling rates so that minimal dopant diffusion  
4 occurs.  
5


Fig. 1



DTOS ACCT. NO. 21 JAN 2005

**THIS PAGE BLANK (USPTO)**



**Fig. 2**

**THIS PAGE BLANK (USPTO)**

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
29 January 2004 (29.01.2004)

PCT

(10) International Publication Number  
**WO 2004/010470 A3**

(51) International Patent Classification<sup>7</sup>: **H01L 21/425**

(21) International Application Number:  
PCT/US2003/022318

(22) International Filing Date: 17 July 2003 (17.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
60/397,554 22 July 2002 (22.07.2002) US

(71) Applicant (for all designated States except US): **UNIVERSITY OF HOUSTON** [US/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **CHU, Wei-Kan** [US/US]; 4800 Calhoun Road, Houston, TX 77204 (US). **SHAO, Lin** [CN/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US). **LIU, Jiarui** [US/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US).

(74) Agents: **HEADLEY, Tim** et al.; Gardere Wynne Sewell LLP, 1000 Louisiana, Suite 3400, Houston, TX 77002-5007 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Declarations under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH,

[Continued on next page]

(54) Title: METHOD TO OVERCOME INSTABILITY OF ULTRA-SHALLOW SEMICONDUCTOR JUNCTIONS



(57) Abstract: A method of forming a stable junction on a microelectronic structure on a semiconductor wafer having a silicon surface layer on a substrate includes the following steps: implanting dopant ions into the surface layer; cleaning and oxidizing the surface layer, and twice annealing the wafer to recover a damaged silicon crystal structure of the surface layer resulting from the low energy ion implantation. The first annealing process uses a temperature range of 800°C to 1200°C for a duration from about a fraction of a second to less than about 1000 seconds, with a ramp-up rate of about 50°C/second to about 1000°C/second. The second annealing process uses a temperature range of 400°C to 650°C for a time period of from about 1 second to about 10 hours, and more preferably, from about 60 seconds to about 1 hour. Both annealing processes include cooling processes.

WO 2004/010470 A3

**THIS PAGE BLANK (USPTO)**



PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

— as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD,

RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

— of inventorship (Rule 4.17(iv)) for US only

**Published:**

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

**(88) Date of publication of the international search report:**

21 May 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

7

**THIS PAGE BLANK (USPTO)**

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US03/22318

## A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H01L 21/425  
US CL : 438/530, 527, 529

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
U.S. : 438/530, 527, 529, 231, 232, 305, 306

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
USPAT; US PG-PUB

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X,P ---	US 6,518,136 B2 (LEE et al) 11 February 2003 (11.02.2003), see figures 3, 5; columns 3-4.	1, 2, 8, 10, 12 -----
Y,P		5, 6, 9, 11
X ---	US 5,731,626 A (EAGLESHAM et al) 24 March 1998 (24.03.1998), see column 5, line 10 column 6, line 9.	13, 14 -----
A		3, 4, 7, 15
Y	US 6,037,640 A (LEE) 14 March 2000 (14.03.2000), see figures 2a-2e; column 5, line 8 - column 8, line 16.	5, 6, 9, 11

☐

Further documents are listed in the continuation of Box C.

☐

See patent family annex.

* Special categories of cited documents:		*T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A"	document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E"	earlier application or patent published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O"	document referring to an oral disclosure, use, exhibition or other means		
"P"	document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

25 February 2004 (25.02.2004)

Date of mailing of the international search report

14 APR 2004

Name and mailing address of the ISA/US

Mail Stop PCT, Attn: ISA/US  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

Facsimile No. (703) 305-3230

Authorized officer

Clayton Laballe

Telephone No. (571) 272-1607

*Reese P. P.*

**THIS PAGE BLANK (USPTO)**



## CORRECTED VERSION

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
29 January 2004 (29.01.2004)


PCT

(10) International Publication Number  
**WO 2004/010470 A3**

- (51) International Patent Classification<sup>7</sup>: **H01L 21/425** 77204-2015 (US). LIU, Jiarui [US/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US).
- (21) International Application Number: PCT/US2003/022318 (74) Agents: **HEADLEY, Tim** et al.; Gardere Wynne Sewell LLP, 1000 Louisiana, Suite 3400, Houston, TX 77002-5007 (US).
- (22) International Filing Date: 17 July 2003 (17.07.2003)
- (25) Filing Language: English (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (26) Publication Language: English
- (30) Priority Data: 60/397,554 22 July 2002 (22.07.2002) US (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant (for all designated States except US): **UNIVERSITY OF HOUSTON** [US/US]; 4800 Calhoun Road, Houston, TX 77204-2015 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **CHU, Wei-Kan** [US/US]; 4800 Calhoun Road, Houston, TX 77204 (US). **SHAO, Lin** [CN/US]; 4800 Calhoun Road, Houston, TX

[Continued on next page]

(54) Title: METHOD TO OVERCOME INSTABILITY OF ULTRA-SHALLOW SEMICONDUCTOR JUNCTIONS



(57) Abstract: A method of forming a stable junction on a microelectronic structure on a semiconductor wafer having a silicon surface layer on a substrate includes the following steps: implanting dopant ions into the surface layer; cleaning and oxidizing the surface layer, and twice annealing the wafer to recover a damaged silicon crystal structure of the surface layer resulting from the low energy ion implantation. The first annealing process uses a temperature range of 800°C to 1200°C for a duration from about a fraction of a second to less than about 1000 seconds, with a ramp-up rate of about 50°C/second to about 1000°C/second. The second annealing process uses a temperature range of 400°C to 650°C for a time period of from about 1 second to about 10 hours, and more preferably, from about 60 seconds to about 1 hour. Both annealing processes include cooling processes.

**THIS PAGE BLANK (USPTO)**



# Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ,

UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

- of inventorship (Rule 4.17(iv)) for US only

## Published:

- with international search report

(88) Date of publication of the international search report:  
21 May 2004

(48) Date of publication of this corrected version:  
2 September 2004

(15) Information about Correction:  
see PCT Gazette No. 36/2004 of 2 September 2004, Section II

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

**THIS PAGE BLANK (USPTO)**